

FEATURES

- PROTECTS SINGLE-ENDED SIGNAL INTERFACES
- UP TO 18 UNIDIRECTIONAL TRANSIL FUNCTIONS
- MINIMUM BREAKDOWN VOLTAGE = 6.1V
MAXIMUM BREAKDOWN VOLTAGE = 7.2V
- LOW CAPACITANCE : C = 60pF @ V_{RM}

DESCRIPTION

Dedicated to "ESD" PROTECTION, this TRANSIL array protects against ESD surges of up to 25kV.

It is particularly recommended for Centronics port protection where the line interfaces usually only withstand 2 kV ESD surges.

It clamps the voltage just above the logic level supply for positive transients, and to a diode drop below ground for negative transients.

COMPLIES WITH THE FOLLOWING STANDARDS :

- ESD standard :
 - . IEC 801-2 15kV (air discharge)
 - 8kV (contact discharge)
 - . IEC 801-4 40A 5 / 50ns (repetitive 2.5 kHz)

- VDE 0875 4kV 5 / 30ns (repetitive 10Hz)

- MIL STD 883C - Method 3015-6


V_P = 25kV C = 100pF R = 1500Ω
3 positive strikes and 3 negative strikes (F = 1 Hz)

- Human body test :


V_P = 4kV C = 150pF R = 150Ω

ABSOLUTE MAXIMUM RATINGS (0°C ≤ T_{amb} ≤ 70°C)

Symbol	Parameter	Value	Unit
V _{PP}	Maximum electrostatic discharge MIL STD 883C - METHOD 3015-6	25	kV
T _{stg} T _j	Storage temperature range Maximum junction temperature	- 55 to + 150 125	°C °C




FUNCTIONAL DIAGRAM



ESDA6V1S3

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter
V_{RM}	Stand-off voltage
V_{BR}	Breakdown voltage
V_F	Forward voltage drop
C	Capacitance
R_d	Dynamic impedance
I_{RM}	Leakage current
I_{PP}	Peak pulse current



Type	$I_{RM} @ V_{RM}$		$V_{BR} @ I_R$			$V_F @ I_F$		R_d	C 1	C 2	αT
	max.		note 1			max.		typ.	typ.	typ.	max.
	note 1		min.	max.		note 1		note 2	note 3	note 4	note 5
	μA	V	V	V	mA	V	mA	Ω	pF	pF	$10^{-4}/^{\circ}\text{C}$
ESDA6V1S3	2	5	6.1	7.2	1	1.5	200	0.5	120	60	6

Note 1 : Between any I/O pin and Ground

Note 2 : $I_{PP} = 25 \text{ A}$, $t_p = 2.5 \mu\text{s}$


Note 3 : Capacitance value between any I/O pin and Ground at 0V bias

Note 4 : Capacitance value between any I/O pin and Ground at V_{RM}

Note 5 : $\Delta V_{BR} = \alpha T * [T_{amb} - 25] * V_{BR}(25^{\circ}\text{C})$


ESDA6V1S3

APPLICATION EXAMPLE : Protection of logic-level signals.




APPLICATION EXAMPLE : Protection of symmetrical signals.

Note : Capacitance value between any I/O pin and Ground is divided by 2.



ESDA6V1S3

PACKAGE MECHANICAL DATA SO 20 (Plastic)



Packaging : Products are supplied in antistatic tubes.

MARKING : Logo, Date Code, E6V1S3

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - Printed in Italy - All rights reserved.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.